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In this paper, three electrical techniques (frequency dependent conductance analysis, AC
transconductance (AC-gm), and positive gate bias stress) were used to evaluate three different gate
dielectrics (Plasma-Enhanced Atomic Layer Deposition Si3N4, Rapid Thermal Chemical Vapor
Deposition Si3N4, and Atomic Layer Deposition (ALD) Al2O3) for AlGaN/GaN Metal-Insulator-
Semiconductor High-Electron-Mobility Transistors. From these measurements, the interface state
density (Dit), the amount of border traps, and the threshold voltage (VTH) shift during a positive
gate bias stress can be obtained. The results show that the VTH shift during a positive gate bias
stress is highly correlated to not only interface states but also border traps in the dielectric. A
physical model is proposed describing that electrons can be trapped by both interface states and
border traps. Therefore, in order to minimize the VTH shift during a positive gate bias stress, the
gate dielectric needs to have a lower interface state density and less border traps. However,
the results also show that the commonly used frequency dependent conductance analysis technique
to extract Dit needs to be cautiously used since the resulting value might be influenced by the
border traps and, vice versa, i.e., the gm dispersion commonly attributed to border traps might be
influenced by interface states.VC 2015 AIP Publishing LLC. [http://dx.doi.org/10.1063/1.4930076]
Gallium Nitride (GaN) based metal-insulator-semicon-
ductor high electron mobility transistors (MIS-HEMTs) are
highly promising for power switching applications.1 However,
the threshold voltage (VTH) instability of MIS-HEMTs
remains a critical issue. Especially, VTH hysteresis after a pos-
itive gate voltage sweep and VTH shift during a positive bias
gate stress2–5 are important reliability challenges. Therefore, it
is important to understand the origin of VTH shift in order to
provide technology solutions to minimize these instability
issues. We can distinguish two main types of papers in litera-
ture. A first type focuses on the analysis of the VTH drift dur-
ing stress.3–5 In contrast, a second type focuses on the
characterization of the quality of the gate dielectrics in terms
of interface states and border traps on the fresh devices6–9
without discussing the implications on VTH instability during
operations. The link between these two type of analyses is still
unclear. In this work, we compare three different gate dielec-
trics: Rapid Thermal Chemical Vapor Deposition (RTCVD)
Si3N4, Atomic Layer Deposition (ALD) Al2O3, and Plasma-
Enhanced Atomic Layer Deposition (PEALD) Si3N4, by
means of (1) a conventional frequency dependent conductance
analysis, (2) an AC transconductance (AC-gm) technique, and
(3) a study of the VTH shift after a positive gate bias. By corre-
lating the results of the electrical analyses, the physical mech-
anism behind the VTH instability is proposed.
All wafers were fabricated with a Au-free CMOS-com-
patible process on 200mm Czochralski-grown h111i Si
wafers with a resistivity of 10 Xcm, starting with an AlN
nucleation layer, a 2.3lm AlGaN buffer, a 150nm GaN chan-
nel, a 15 nm Al0.25Ga0.75N barrier, and a 3 nm GaN cap layer,
which is used to avoid the oxidation of the AlGaN barrier.
The epitaxy of the GaN cap/AlGaN/GaN stack was grown by
means of metalorganic chemical vapor deposition (MOCVD)
at a temperature of 1010 C with Trimethylgallium (TMGa),
trimethylaluminum (TMAl), and Ammonia as precursors for
Ga, Al, and N, respectively. The 2DEG resistivity is approxi-
mately 450 X/sq. Atomic Layer Etching (ALE) process was
used to recess the AlGaN barrier by means of cycles of oxida-
tion and lower power BCl3 etching. Unlike fully recessed gate
Metal-Insulator-Semiconductor Field-Effect Transistors (MIS-
FETs), where the channel is touching the gate dielectric, sev-
eral device properties could be easily influenced by the prox-
imity of the dielectric, e.g., electron mobility and subthreshold
swing. The partial recessed gate structure focuses on trapping
phenomena without these influences since the channel
between AlGaN barrier and GaN buffer is not touching the
gate dielectric. Therefore, this study was performed on
recessed gate devices with 3.7 nm AlGaN barrier thickness
remaining under the gate dielectric (Fig. 1) and with three dif-
ferent gate dielectrics: 15 nm PEALD Si3N4 deposited in an
ASM system, 15 nm ALD Al2O3, and a 15 nm RTCVD Si3N4.
PEALD Si3N4 film (N-rich) was deposited at 300
C with
SiH4 and N2 alternating cycles of SiH4 and N2 as precursors,
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RTCVD Si3N4 film (Si-rich) was deposited under 700
C with
SiH4 and NH3 as precursors, and ALD Al2O3 film was depos-
ited at 300 C with TMA and H2O as precursors. The gate
dielectric is annealed at 700 C for 1min in forming gas (10%
H2, 90% N2). The CMOS compatible gate metal stack consists
of 30/20/250 nm W/Ti/Al, and the ohmic metal stack used
consists of 5/100/60 nm Ti/Al/TiN, resulting in a contact re-
sistance of 0.65 X mm.11
Fig. 2 shows typical ID-VG characteristics of devices
with the three different gate dielectrics. The different VTH
values are most probably due to the different fixed charges
brought by different gate dielectrics.12
The frequency-dependent conductance technique was
proposed by Nicollian and Goetzberger13 and has been suc-
cessfully applied to characterize the interface states for
depletion-mode (D-mode) AlGaN/GaN MIS-HEMTs.6,7
Considering the case in AlGaN/GaN MIS-HEMTs, a positive
gate bias is needed to transfer the electrons from the channel
to the interface between the AlGaN barrier and the gate
dielectric where electrons might be trapped at interface states.
The following conditions were measured on the capacitor
structures: VG¼ 2.4V–3.4V (RTCVD Si3N4), VG¼ 2.6–3.6V
(ALD Al2O3), and VG¼ 3V–4V (PEALD Si3N4). The slightly
different measuring conditions were chosen depending on
VG,spill-over where the electrons start accumulating below the
interface3 as schematically shown in Fig. 3.
However, one of the most critical assumptions in this
technique is that electrons only interact with the interface
states without considering the influence of border traps in
the gate dielectric.13 Fig. 4 shows the extracted Dit values
at the interface between the gate dielectric and the AlGaN
barrier. The Dit is significantly lower for the device with a
PEALD Si3N4 (Dit 1 1011–2.3 1012 cm2 eV1) gate
dielectric than for the device with an ALD Al2O3 (Dit
 2.2 1013–2.4 1013cm2 eV1) or an RTCVD Si3N4
(Dit 3.3 1013–3.5 1013 cm2 eV1) gate dielectric. A
recent publication14 indicates that the conventional conduct-
ance measurement could underestimate the interface states
value. For this reason, two additional electrical evaluations
were used: AC-gm dispersion
8,15 and the VTH shift during a
positive gate bias stress.
FIG. 1. Cross-section of a recessed gate AlGaN/GaN MIS-HEMT.
FIG. 2. ID-VG characteristics (linear-
linear scale (a) and logarithmic-linear
scale (b)) of devices with different gate
dielectrics.
FIG. 3. Schematic band diagram of a
GaN based MIS-HEMT in thermal
equilibrium (a) and in the spill-over
case where a second channel at the
dielectric interface is generated (b).
FIG. 4. Dit values extracted from the frequency dependent conductance tech-
nique for MIS-HEMTs with different gate dielectrics. The trap state energy
was estimated based on the Shockley–Read–Hall statistical model with a
capture cross-section of 1 1015 cm2.
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The AC transconductance (AC-gm) technique was devel-
oped to examine the effect of border traps on the carrier trans-
port, and it is assumed that the AC-gm dispersion reflects the
border trap density in the gate dielectric.8,15 Significant gm
peak dispersion with respect to the different frequencies was
observed, both for devices with RTCVD Si3N4 (Fig. 5(a)) and
an ALD Al2O3 (Fig. 5(b)) gate dielectric. In contrast, signifi-
cantly lower gm peak dispersion was observed on the device
with a PEALD Si3N4 gate dielectric as shown in Figs. 5(c) and
5(d). Consequently, based on the analysis from the conven-
tional conductance method and AC-gm dispersion, PEALD
Si3N4 layer shows both a smaller Dit and less border traps com-
pared to the other two gate dielectrics.
Analysis of the VTH shift during a positive gate bias
stress was the third technique we applied to compare the
three different dielectrics. In order to avoid the pre-charge or
discharge during each IDVG sweep, similar to Refs. 4 and 16,
the IDVG was only measured up to the threshold voltage
(VTH) (Vmeas¼VTH shown in the inset of Fig. 6) value with
respect to the fresh device with 1 ms delay after stress. The
threshold voltage shift was estimated from the drain current
degradation as shown in Fig. 6. A shift of the threshold
voltage (DVTH) was observed already for short stress time
(2 s) for the devices with a RTCVD Si3N4 and a ALD Al2O3
gate dielectric. Again, the devices with a PEALD Si3N4 gate
dielectric show the smallest VTH shift.
Fig. 7 shows a summary of Dit, gm peak dispersion and
the VTH shift. Note that the VTH shift values were extrapo-
lated after a 2 s stress as shown in Fig. 6. We observe a high
correlation between Dit, gm peak dispersion, and VTH shift.
This indicates that the VTH shift is not only due to the inter-
face states but also to the border traps inside the gate dielec-
tric. As shown in Fig. 8, the conduction band of the AlGaN
barrier is pulled down for a positive gate voltage. Hence, the
electrons can be transferred from the channel to the interface
between the gate dielectric and the AlGaN barrier, where
they are trapped by interface states or border traps, leading
to a VTH shift. From this point of view, in order to minimize
the VTH shift, a good gate dielectric should both have a low
interface state density and a low amount of border traps.
However, it is important to note that (1) the frequency con-
ductance technique was originally developed to characterize
FIG. 5. The AC-gm curves for
RTCVD Si3N4 (a), ALD Al2O3 (b),
and a PEALD Si3N4 (c) gate dielec-
tric. Comparison of the peak AC-gm
frequency dispersion (d).
FIG. 6. VTH shift vs stress time for devices with RTCVD Si3N4, ALD
Al2O3, and PEALD Si3N4 as a gate dielectric.
FIG. 7. Dit and gm peak dispersion vs VTH shift. The Dit values were extrap-
olated for EC-ET 0.32 eV–0.33 eV as shown in Fig. 3. VTH shift values
were extrapolated after a 2 s stress shown in Fig. 6.
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interfaces with the physical assumption that the electrons
only interact with the interface states,13 and (2) the AC trans-
conductance (AC-gm) technique was originally used to
examine the effect of border traps on the carrier transport
without considering the impact from the interface states.8
However, such a high correlation between Dit, gm peak dis-
persion, and VTH hysteresis suggests that the Dit values from
typical conductance measurement could be influenced by
border traps, especially since a high positive gate bias is
needed (more than 2V) to allow electrons to be injected
across the AlGaN barrier and to interact with the gate dielec-
tric interface in D-mode AlGaN/GaN MIS-HEMTs. On the
other hand, the peak gm dispersion could be affected by the
interface states as well.
In this work, we used three different gate dielectrics to
study the correlation between interface states, border traps,
and VTH shift during a positive gate bias stress. We conclude
that the VTH shift is highly related to the interface state den-
sity Dit and to the border traps, indicating that the electrons
are trapped by both the interface states and the border traps.
In order to minimize the VTH instability in MIS-HEMTs, a
gate dielectric with both a low Dit and a small amount of bor-
der traps is needed, e.g., PEALD Si3N4. We also showed that
the frequency dependent conductance analysis and AC-gm
method need to be carefully used since the border traps influ-
ence the Dit measurement results and vice versa.
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FIG. 8. Schematic of interface states
and border traps in the a AlGaN/GaN
MIS-HEMT (a) and band diagram (b).
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